



Single Event Effects

Proton Test Report	
Test type	Single-Event Upset, Single Event Latchup
Part Reference	TC58NVG2S0HTA10
Tested function	NAND Flash Memory
Chip manufacturer	Toshiba
Test Facility	PIF, Paul Scherrer Institute (PSI), Villigen, Switzerland
Test Date	November 2017
Customer	ESA ESTEC

BCE 5524

Hirex reference :	HRX/SEE/00657	Issue : 01	Date :	13/09/2018
Written by :	M. Kaddour	Engineer		
Authorized by:	F.X. Guerre	Study Manager		

DOCUMENTATION CHANGE NOTICE

Issue	Date	Page	Change Item	
01	13/09/2017	All	Original issue	

Contributors to this work

Frédéric Lochon

Hirex Engineering

TABLE OF CONTENTS

1	INTRODUCTION	4
2	APPLICABLE AND REFERENCE DOCUMENTS	4
	Applicable Documents	4
	Reference Documents	4
3	DEVICE INFORMATION	5
3.1	Device description	5
3.2	Device and die identification	5
4	5	
5	TEST SETUP	6
6	TEST SEQUENCE	7
	Fill memory sequence	7
	Off sequence	7
	Read sequence	7
	Erase/Write sequence	7
7	PIF TEST FACILITY	9
8	TEST CONDITIONS.	9
9	RESULTS	10
10	GLOSSARY	16

LIST OF TABLES

Table 1 – Logic errors	10
Table 2: Detailed data analysis, board1 DUT1, 50MeV proton energy, static cells	11
Table 3: Detailed SEE results.....	13

LIST OF FIGURES

Figure 1: Package, top.....	5
Figure 2: Package, bottom.	5
Figure 3: Die dimension.....	5
Figure 4: Die marking.	5
Figure 5: Hirex SEE test setup	6
Figure 6 – DIB299A ONFI flash daughter board	7
Figure 7 – Test run sequences.....	8
Figure 8 - Proscan facility	9
Figure 9 – SEU cross-section / word, static and dynamic tests	11
Figure 10 – Number of word errors versus page number, static test, first read, run014.....	12
Figure 11 – Number of word errors versus block number, static test, first read, run014	12
Figure 12: Run022, chronograms for Vcc and Vccq lines along with temperature and flux.	14
Figure 13: Run024, chronograms for Vcc and Vccq lines along with temperature and flux.	15

1 Introduction

This report presents results of SEE test campaign for the Toshiba NAND Flash Memory TC58NVG2S0HTA10. 8 parts were made available for this. The test campaigns took place at PIF, Paul Scherrer Institute (PSI), Villigen, Switzerland in November 2017.

2 Applicable and Reference Documents

Applicable Documents

- AD-1 TOSHIBA TC58NVG2S0HTA10 Datasheet, Revision 1.0 (July, 05, 2013)
- AD-2 TC58NVG2S0HTA10 physical analysis HRX/RCA/00109

Reference Documents

- RD-1. Single Event Effects Test method and Guidelines ESA/SCC basic specification No 25100
- RD-2. Proton Irradiation Facility at the PROSCAN project of the Paul Scherrer Institute PIF facility at PSI, Ulrike Grossner, Wojtek Hajdas, Ken Egli, Roger Brun, and Reno Harboe-Sorensen, RADECS 2009.

3 Device Information

3.1 Device description

TC58NVG2S0HTA10, NAND Flash Memory

<u>Manufacturer:</u>	Toshiba
<u>Package:</u>	TSOP48
<u>Marking:</u>	TOSHIBA NH2156 TAIWAN 1509 9AE
<u>Date code</u>	1509
<u>Technology:</u>	CMOS
<u>Die dimensions:</u>	4.9 mm x 6.2 mm

This 4Gb memory is composed of 2048 blocks. Each block is organized in 64 pages of (4096 + 256) bytes.

3.2 Device and die identification



Figure 1: Package, top.



Figure 2: Package, bottom.




Figure 3: Die dimension.



Figure 4: Die marking.

4

5 Test Setup

Figure 5 shows the principle of the single event test system.

The test system is based on a Virtex4 FPGA (Xilinx). It runs at 50 MHz. The test board has 271 I/Os which can be configured using several I/O standards.

The test board includes the voltage/current monitoring and the latch-up management of the DUT power supplies up to 24 independent channels.

The communication between the test chamber and the controlling computer is effectively done by a 100 Mbit/s Ethernet link which safely enables high speed data transfer.

SEL event is detected when the supply current is over a configurable threshold (typically 5 to 10 times the nominal current) and processed:

Once detected, SEL state is maintained for typically 1 or 2ms and power supplies are cut off during a wait time of typically 1 s. These times are configurable.

Each power supply under supervision is monitored independently for SEL detection and processing but subsequent cut off is performed on all power supplies.




Figure 5: Hirex SEE test setup

A daughter board with 4 samples mounted on it has been used for this test (DIB299A) and Figure 6 show a picture this board drawing.




Figure 6 – DIB299A ONFI flash daughter board

6 Test sequence

Test modes and their sequence used during the test campaign are summarized in Figure 7. Operations in grey boxes are performed before the irradiation. Operation in blue boxes are performed under irradiation and operations in yellow boxes are performed once the beam is stopped at the end of the run.

Both static and dynamic results can be extrapolated based on a single run result. This is done by considering 100 blocks for dynamic behaviour and the rest of the chip for static behaviour.

Fill memory sequence

All DUT blocks are erased, then the first 100 blocks are written with complementary pattern 0x66/0x99, the remaining 3996 blocks are written with complementary pattern 0x55/0xAA

Off sequence

The DUT is turned off. It is then turned back on once the total fluence has been reached and the 3996 blocks are read.

Read sequence

The read sequence consists in a loop of a read operation followed by a power-cycle and a second read operation. This sequence focuses on the same 100 blocks of the memory. The pattern used is a complementary pattern (0x66 and 0x99) for this dynamic test. Upon completion of the beam exposure the 3996 remaining blocks are read.

Erase/Write sequence

During the erase/write (E/W) sequence, the same 100 blocks are erased and then written under the beam flux. The pattern used is a complementary pattern (0x66 and 0x99) for this dynamic test. These operations are then looped for the duration of the run. Upon completion of the beam exposure the 3996 remaining blocks are read.

Both static and dynamic results can be extrapolated based on a single run result. This is done by considering 100 blocks for dynamic behaviour and the rest of the chip for static behaviour.




Figure 7 – Test run sequences

7 PIF Test Facility

A description of PIF test facility can be found in RD-2. As shown in Figure 8, proton beam from COMET cyclotron is delivered to the experimental PIF cave with an input energy that can be varied from few MeVs up to 250 MeV. Then in PIF room, local copper degraders can be inserted into the beam to obtain the different user energies.

200 MeV input beam's energy was selected and calibrated. The different proton beam have been obtained with the use of degraders.




Figure 8 - Proscan facility

8 Test conditions.

SEU tests were carried out at V_{ddmin} (2.7 V) and room temperature.

Samples for SEL were tested at V_{ddmax} (3.6 V) and a junction temperature of 85°C while performing a static test.

9 Results

Detailed run results are presented in Table 3.

Dynamic test section of Table 3

Column headline	Description
first block	first block tested from the 100 blocks
last block	last block teste from the 100 blocks
nb_blocks	number of blocks tested
nb errors r1and r2	number of errors at 1 st read and 2 nd read
1st read	number of errors at first read
2nd read	number of errors at second read
Initial	number of errors read before exposure
Final	number of errors read after exposure
1st read – initial	number of errors at first read minus number of errors read before exposure
Capacity	Number of words monitored
"Dynamic cell SEU cross-section/word"	(first read minus initial)/entered fluence/capacity
logic error	Pages/blocks errors

Static test section of Table 3

Column headline	Description
first block	first block tested from the 1948 blocks
last block	last block tested from the 1948 blocks
nb_blocks off	number of bad blocks skipped
Nb blocks	Actual number of blocks monitored
capacity	Number of words monitored
1st read	number of errors at first read
2nd read	number of errors at second read
cumul fluence cells static	Fluence cumulated since power fill memory
Static cell SEU cross-section/word	First read/cumul fluence/capacity

For SEL, two samples have been tested with a proton energy of 200MeV and no SEL has been detected with a fluence of $1 \cdot 10^{+11}$ protons / cm² at a case temperature of 85°C. Sample supply currents chronograms are shown in Figure 12 and Figure 13 together with temperature control monitoring and flux monitoring.

Erase/write/read test mode: 2 samples failed during this test condition and then usable dynamic test data could not be obtained

Very few logic errors have been detected. These errors consist in pages / blocks read mostly with data at 0x00 or 0xFF as shown in Table 1.

Table 1 – Logic errors

Run number	Test mode	Logic error description
Run010	Read	Dynamic: - at stepid247 to stepid288, block 0 in error, limit reach (512) data 0xFF
Run030	Erase /Write /Read	dynamic: - at stepid 323 & 324, first read & second read, block 131 read to 0x00 limit block reached (256) - at stepid522, second read, 50 blocks read to 0x 00, limit block reached (256) for each block - at stepid 532 & 533, first read & second read, 70 blocks read to 0xFF limit block reached (256) for each block static: - 946 blocks in error, data=0xFF up to block error limit (512)

Figure 9 gives the SEU cross-section / word as a function of proton energy for the test modes static and dynamic (read) on board1 Dut1. It can be observed that there is an increase in the cross-section / word with a proton energy decrease.

With regards to SEU, most of the errors are SBUs (1 bit in the word in error) and bit flip are 0 to 1 (charge loss) for static tested blocks as shown in Table 2 as an example.

Lastly Figure 10 show the number of word errors versus the page number (all blocks cumulated). It can be observed that the sensitivity increases with the page number. On the other hand, one can observe in Figure 11 that there is no significant variation of the number of errors as a function the block number.




Figure 9 – SEU cross-section / word, static and dynamic tests

Table 2: Detailed data analysis, board1 DUT1, 50MeV proton energy, static cells .

word errors	sbu	mbu2	mbu3	bit0	bit1	bit2	bit3	bit4	bit5	bit6	bit7	trans 1 -> 0	trans 0 -> 1
run014 98918	98768	144	6	10961	13306	12439	12876	12622	12640	13265	10965	181	98893

Static test, first read,
Number of word errors / page number




Figure 10 – Number of word errors versus page number, static test, first read, run014

Static test, first read
Number of word errors / block number






Figure 11 – Number of word errors versus block number, static test, first read, run014



RUN022

Figure 12: Run022, chronograms for Vcc and Vccq lines along with temperature and flux.



RUN024

Figure 13: Run024, chronograms for Vcc and Vccq lines along with temperature and flux.

10 Glossary

DUT: Device under test.

Fluence (of particle radiation incident on a surface): The total amount of particle radiant energy incident on a surface in a given period of time, divided by the area of the surface.
In this document, Fluence is expressed in ions per cm².

Flux: The time rate of flow of particle radiant energy incident on a surface, divided by the area of that surface.
In this document, Flux is expressed in ions per cm².s.

Single-Event Effect (SEE): Any measurable or observable change in state or performance of a microelectronic device, component, subsystem, or system (digital or analog) resulting from a single energetic particle strike.

Single-event effects include single-event upset (SEU), multiple-bit upset (MBU), multiple-cell upset (MCU), single-event functional interrupt (SEFI), single-event latch-up (SEL).

Single Event Gate Rupture (SEGR) / Single Event Dielectric Rupture (SEDR): Destructive rupture of the gate oxide layer or dielectric layer by a single ion strike. This leads to leakage currents under bias and can be observed as stuck bits in digital devices

Single-Event Upset (SEU): A soft error caused by the transient signal induced by a single energetic particle strike.

Single-Event Transient (SET): A transient signal induced by a single energetic particle strike.

Single-Event Latch-up (SEL): An abnormal high-current state in a device caused by the passage of a single energetic particle through sensitive regions of the device structure and resulting in the loss of device functionality.

SEL may cause permanent damage to the device. If the device is not permanently damaged, power cycling of the device (off and back on) is necessary to restore normal operation.

An example of SEL in a CMOS device is when the passage of a single particle induces the creation of parasitic bipolar (p-n-p-n) shorting of power to ground.

Single-Event Functional Interrupt (SEFI): A soft error that causes the component to reset, lock-up, or otherwise malfunction in a detectable way, but does not require power cycling of the device (off and back on) to restore operability, unlike single-event latch-up (SEL), or result in permanent damage as in single-event burnout (SEB).

A SEFI is often associated with an upset in a control bit or register.

Error cross-section: the number of errors per unit fluence. For device error cross-section, the dimensions are cm² per device. For bit error cross-section, the dimensions are cm² per bit.

Tilt angle: tilt angle, rotation axis of the DUT board is perpendicular to the beam axis; roll angle, board rotation axis is parallel to the beam axis

Weibull fit: $F(x) = A (1 - \exp\{-[(x-x_0)/W]^s\})$ with:

x = effective LET in MeV/(mg/cm²);

$F(x)$ = SEE cross-section in cm²;

A = limiting or plateau cross-section;

x_0 = onset parameter, such that $F(x) = 0$ for $x < x_0$;

W = width parameter;

s = a dimensionless exponent.

Error bars: error bars are computed using a confidence level of 95% and a beam flux uncertainty of +/- 10% as recommended by Single Event Effects Test method and Guidelines ESA/SCC basic specification No 25100.